:
Design Verification expertise in SystemVerilog / C++
Experience in test planning and debugging complex designs
Full silicon design lifecycle experience
Strong background in developing UVM Testbenches from scratch
Deep understanding of Computer Architecture
Experience with caches and memory subsystems (preferred, but not mandatory)
MNCJobz.com will not be responsible for any payment made to a third-party. All Terms of Use are applicable.